The chip is based on a delta sigma Fractional-N PLL architecture that National said offers phase noise and spurious performance advantages over more conventional Integer-N approaches.