HACE is a tool designed to extract CDFG from RTL designs. It receives as input a Verilog code and it returns the MLIR representation of the CDFG. For more details about the tool, please refer to the ...
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results